Cyber-Physical Systems





State University of New York

IECE 553/453 – Fall 2019 Prof. Dola Saha



1

Final Examination

- ➢ Dec 16
- ➢ 8AM-10AM
- ≻ ES 019
- Closed books, closed Notes
- Syllabus : As discussed in class and lab throughout the semester
- > Separate questions for undergrads and grads



What did you learn?



Application Domains – major societal impact

Agriculture, Aeronautics, Building design, Civil infrastructure, energy, environmental quality, healthcare and personalized medicine, Manufacturing, and transportation.



CPS

Cyber + Physical

- Computation + Dynamics + Communication
- Security + Safety



monitoring

Automotive

Challenges of Working in a Multidisciplinary Area

Challenges of Working in a Multidisciplinary Area

State University of New York

What is this course about?

- A scientific structured approach to designing and implementing embedded systems
- > Not just hacking and implementing
- Focus on model-based system design, on embedded hardware and software

State University of New York

Model, Design & Analysis

Modeling is the process of gaining a deeper understanding of a system through imitation. Models specify what a system does.

Design is the structured creation of artifacts. It specifies how a system does what it does. This includes optimization.

> *Analysis* is the process of gaining a deeper understanding of a system through dissection. It specifies why a system does what it does (or fails to do what a model says it should do).

What is a sensor? An actuator?

- > A sensor is a device that measures a physical quantity
- \rightarrow Input / "Read from physical world"

➤ An actuator is a device that modifies a physical quantity
 ➤ Output / "Write to physical world"

Sensor Model

➤ Linear and Affine Functions f(x(t)) = ax(t) f(x(t)) = ax(t) + b

> Affine Sensor Model

$$f(x(t)) = ax(t) + b + n$$

> Sensitivity (a), Bias (b) and Noise (n)

 Sensitivity specifies the degree to which the measurement changes when the physical quantity changes

Resolution

- > Resolution is determined by number of bits (in binary) to represent an analog input.
- > Example of two quantization methods (N = 3)

Range and Dynamic Range

➢ Range

$$f(x(t)) = \begin{cases} ax(t) + b & \text{if } L \leq x(t) \leq H \\ aH + b & \text{if } x(t) > H \\ aL + b & \text{if } x(t) < L, \end{cases}$$

> Dynamic Range

$$D = \frac{H-L}{p}, \qquad D_{dB} = 20 \log_{10} \left(\frac{H-L}{p}\right)$$

х

H=1

f(x)

010 001

 $\begin{array}{c|c} \hline 000 & p & 2p \\ \hline L=0 \end{array}$

Noise modeled as statistical property

> x(t) is a random variable with uniform distribution ranging from 0 to 1

>
$$n(t) = f(x(t)) - x(t)$$

ranges from -1/8 to 0

$$N = \sqrt{\int_{-1/8}^{0} 8n^2 dn} = \sqrt{\frac{1}{3 \cdot 64}} = \frac{1}{8\sqrt{3}}$$

$$SNR_{dB} = 20 \log_{10} \left(\frac{X}{N}\right) = 20 \log_{10} \left(8\right) \approx 18 dB$$

f(x)

Precision and Accuracy

Precision: how close the two measured values can be
 Accuracy: how close is the measured value to the true value

Binary-weighted Resistor DAC

16

Sensor Fusion: Marzullo's Algorithm

- Axiom: if sensor is non-faulty, its interval contains the true value
- > Observation: true value must be in overlap of non-faulty intervals
- Consensus (fused) Interval to tolerate f faults in n: Choose interval that contains all overlaps of n – f; i.e., from least value contained in n – f intervals to largest value contained in n – f

Weighted Plurality Voting Units

Inputs: Data-weight pairs

Output: Data with maximal support and its associated tally

Source: B. Parhami, IEEE Trans. Reliability, Vol. 40, No. 3, pp. 380-394, August 1991

Stages of delay

phase design - fewer, more complex cells (lead to tradeoff)

Peripheral I/O

- GPIOSPI
- ► I2C
- > UART
- ≻ USB
- > CAN

Serial Peripheral Interface (SPI)

- > Master has to provide clock to slave
- Synchronous exchange: for each clock pulse, a bit is shifted out and another bit is shifted in at the same time. This process stops when all bits are swapped.
- > Only master can start the data transfer

Inter-Integrated Circuit (I2C)

- A START condition is a high-to-low transition on SDA when SCL is high.
- A STOP condition is a low to high transition on SDA when SCL is high.
- The address and the data bytes are sent most significant bit first.
- Master generates the clock signal and sends it to the slave during data transfer

Universal Asynchronous Receiver and Transmitter (UART)

- Universal
 - Programmable format, speed, etc.
- > Asynchronous

- Sender provides no clock signal to receivers
- Half Duplex
- > Any node can initiate communication
- > Two lanes are independent of each other

8b/10b Encoding

- ensure sufficient data transitions for clock recovery
- > A DC-balanced serial data stream
 - it has almost same number of 0s and 1s for a given length of data stream.
 - DC-balance is important for certain media as it avoids a charge being built up in the media.

3b Binary (HGF)	4b Binary (fghi)
000	0100 or 1011
001	1001
010	0101
011	0011 or 1100
100	0010 or 1101
101	1010
110	0110
111	0001 or 1110 or 1000 or 0111

FIR Filter Implementation

- ➢ z⁻¹ is unit delay
- Suppose N = 4 and $a_0 = a_1 = a_2 = a_3 = 1/4$.
- > Then for all $n \in N$,

y(n) = (x(n) + x(n - 1) + x(n - 2) + x(n - 3))/4.

Multiply-Accumulate

Tapped delay line implementation of the FIR filter 🕰

Fixed Point Numbers

- ▶ 01101.101₂
- $= 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-3}$
- > = 13.625

Notation

Velocity

$$\dot{\mathbf{x}} \colon \mathbb{R} \to \mathbb{R}^3$$

is the derivative, $\forall t \in \mathbb{R}$,

$$\dot{\mathbf{x}}(t) = \frac{d}{dt}\mathbf{x}(t)$$

Acceleration $\ddot{\mathbf{x}} \colon \mathbb{R} \to \mathbb{R}^3$ is the second derivative,

$$\ddot{\mathbf{x}} = \frac{d^2}{dt^2} \mathbf{x}$$

Orientation

- Orientation: $\theta \colon \mathbb{R} \to \mathbb{R}^3$
- Angular velocity: $\dot{\theta} \colon \mathbb{R} \to \mathbb{R}^3$
- Angular acceleration: $\ddot{\theta} \colon \mathbb{R} \to \mathbb{R}^3$
- Torque: $\mathbf{T} \colon \mathbb{R} \to \mathbb{R}^3$

$$\theta(t) = \begin{bmatrix} \dot{\theta}_x(t) \\ \dot{\theta}_y(t) \\ \dot{\theta}_z(t) \end{bmatrix} = \begin{bmatrix} \text{roll} \\ \text{yaw} \\ \text{pitch} \end{bmatrix}$$

Actor Model of the Helicopter

Input is the net torque of the tail rotor and the top rotor. Output is the angular velocity around the yaxis.

Parameters of the model are shown in the box. The input and output relation is given by the equation to the right.

UNIVERSITYATALBANY

State University of New York

$$\dot{\theta}_y(t) = \dot{\theta}_y(0) + \frac{1}{I_{yy}} \int\limits_0^t T_y(\tau) d\tau$$

 $\mathcal{U} = \mathbf{1} / \mathbf{I}_{\mathcal{Y}}$ $\underset{\text{State University of New York}}{\bigcup}$

Synchronous Dataflow (SDF)

- Specialized model for dataflow
- > All actors consume input tokens, perform their computation and produce outputs in one atomic operation
- > Flow of control is known (predictable at compile time)
- Statically scheduled domain
- > Useful for synchronous signal processing systems
- Homogeneous SDF: one token is usually produced for every iteration

Solving the Balance Equation

- Every connection between actors results in a balance equation
- The model defines a system of equations, and the goal is to find the least positive integer solution

- > The least positive integer solution to these equations is
 - $q_A = q_B = 1$, and $q_C = 2$
- The schedule {A, B, C, C} can be repeated forever to get an unbounded execution with bounded buffers

Inconsistent SDF

State University of New York

- An SDF model that has a non-zero solution to the balance equations is said to be consistent.
- > If the only solution is zero, then it is inconsistent.
- An inconsistent model has no unbounded execution with bounded buffers.
 UNIVERSITY AT ALBANY

Dynamic Dataflow (DDF)

- SDF cannot express conditional firing: an actor fires only if a token has a particular value
- DDF: Firing Rule is required to be satisfied for firing
- Number of tokens produced can vary
- Example DDF Actor: Select
- Similar to Go To in Imperative Programming

Example DDF (Conditional Firing)

When Bernoulli produces true, the output of the Ramp actor is multiplied by -1

Discrete Systems

Example: count the number of cars that enter and leave a parking garage:

➢ Pure signal: $up: \mathbb{R} → \{absent, present\}$

▷ **Discrete actor:** *Counter*: $(\mathbb{R} \to \{absent, present\})^P \to (\mathbb{R} \to \{absent\} \cup \mathbb{N})$ $P = \{up, down\}$

Garage Counter Mathematical Model

Formally: (States, Inputs, Outputs, update, initialState), where

- *States* = $\{0, 1, \dots, M\}$
- $Inputs = (\{up, down\} \rightarrow \{absent, present\}$
- $Outputs = ({count} \rightarrow {absent} \cup \mathbb{N})$
- update : States × Inputs → States × Outputs
- initialState = 0

The update function is given by

$$update(s,i) = \begin{cases} (s+1,s+1) & \text{if } s < M \\ & \wedge i(up) = present \\ & (down) = absent \\ (s-1,s-1) & \text{if } s > 0 \\ & \wedge i(up) = absent \\ & \wedge i(down) = present \\ & (s,absent) & \text{otherwise} \end{cases}$$

|(s(n+1), y(n)) = update(s(n), x(n))|

Transition Function

Process Execution

- Memory layout of three processes
- Dispatcher program: switches processor from one process to another

Five State Process Model

Queuing Model

Multiple Blocked Queue

User and Kernel level Threads

Create Thread and Join

Interrupt Processing

Mutual Exclusion - Mutex

- Prevents Race Condition
- > Enables resource sharing
- Critical section is performed by a single process or thread
- > One thread blocks a critical section by using locking technique (mutex)
- Other threads have to wait to get their turn to enter into the section.

Deadlock

- The permanent blocking of a set of processes that either compete for system resources or communicate with each other
- A set of processes is deadlocked when each process in the set is blocked awaiting an event that can only be triggered by another blocked process in the set

Ρ1

P2

R2

> Example: addListener() and update()

Problems with the Foundations of Threads

> A model of computation:

- Bits: B = {0, 1}
- Set of finite sequences of bits: B*
- Computation: $f : B^* \rightarrow B^*$
- Composition of computations: f f '
- Programs specify compositions of computations
- > Threads augment this model to admit concurrency.
- > But this model does not admit concurrency gracefully.

Basic Sequential Computation

Formally, composition of computations is function composition.

When There are Threads, Everything Changes

Scheduling Policies

- First Come First Serve
- Round Robin
- Shortest Process Next
- Shortest Remaining Time Next
- > Highest Response Ratio Next
- Feedback Scheduler
- Fair Share Scheduler

How to predict execution time in SPN?

$$S_{n+1} = rac{1}{n}\sum_{i=1}^n T_i$$

 T_i =processor execution time for the *i*th instance of this process (total execution time for batch job; processor burst time for interactive job),

 $S_i =$ predicted value for the *i*th instance, and

 $S_1 =$ predicted value for first instance; not calculated.

- > Store the Sum $S_{n+1} = \frac{1}{n}T_n + \frac{n-1}{n}S_n$
- → Higher weight to recent instances $S_{n+1} = \alpha T_n + (1 \alpha) S_n$
- > The older the observation, the less it is counted in to the average.

 $S_{n+1} = lpha T_n + \left(1-lpha
ight) lpha T_{n-1} + \ldots + \left(1-lpha
ight)^i lpha T_{n-i} + \ldots + \left(1-lpha
ight)^n S_1$

Queuing Analysis

$$T_{Rn+1} = T_{Sn+1} + \mathrm{MAX}\left[0, \; D_n - A_{n+1}
ight]$$

 T_{Ri} = Residence time T_{Si} = Service time

Characteristics of Various Scheduling Policies

	FCFS	Round Robin	SPN	SRT	HRRN	Feedback
Selection Function	max[w]	constant	min[s]	$\min{[s-e]}$	$\max\left(\frac{w\!+\!s}{s}\right)$	(see text)
Decision Mode	Non-preemptive	Preemptive (at time quantum)	Non-preemptive	Preemptive (at arrival)	Non- preemptive	Preemptive (at time quantum)
Throughput 💬	Not emphasized	May be low if quantum is too small	High	High	High	Not emphasized
Response Time	May be high, especially if there is a large variance in process execution times	Provides good response time for short processes	Provides good response time for short processes	Provides good response time	Provides good response time	Not emphasized
Overhead	Minimum	Minimum	Can be high	Can be high	Can be high	Can be high
Effect on Processes	Penalizes short processes; penalizes I/O-bound processes	Fair treatment	Penalizes long processes	Penalizes long processes	Good balance	May favor I/O-bound processes
Starvation	No	No	Possible	Possible	No	Possible

Characteristics of Real Time Systems

ΝΙΥΕΚΣΙΙΥΑΙΑΙΒΑΝΥ

State University of New York

Real-time operating systems have requirements in five general areas:

Determinism							
Responsiveness							
User control							
Reliability							
Fail-soft operation							

Task Model

 $s_i \ge r_i$ $f_i \ge s_i$ $o_i = f_i - r_i$

Criteria or Metrices

> Processor Utilization μ

Maximum Lateness

$$L_{\max} = \max_{i \in T} (f_i - d_i)$$

> Total Completion Time or Makespan

$$M = \max_{i \in T} f_i - \min_{i \in T} r_i$$

> Average Response Time

$$\overline{t_r} = \frac{1}{n} \sum_{i=1}^n (f_i - a_i)$$

Step Response with PID Controller

PID Controller Pseudocode

```
% Precompute controller coefficients
bi=ki*h
ad=Tf/(Tf+h)
bd=kd/(Tf+h)
br=h/Tt
% Control algorithm - main loop
while (running) {
  r=adin(ch1)
                            % read setpoint from ch1
  y=adin(ch2)
                            % read process variable from ch2
  P=kp*(b*r-y)
                            % compute proportional part
                            % update derivative part
  D=ad*D-bd*(y-yold)
  v=P+I+D
                            % compute temporary output
  u=sat(v,ulow,uhigh)
                            % simulate actuator saturation
  daout(ch1)
                            % set analog output ch1
  I=I+bi*(r-y)+br*(u-v)
                            % update integral
                            % update old process output
  yold=y
  sleep(h)
                            % wait until next update interval
```


Security Threats in the IoT

- Cyber attack on the Ukrainian power grid
- > Power outage caused by hackers

Properties and Threat Models

Secrecy/Confidentiality

- Can secret data be leaked to an attacker?
- > Integrity
 - Can the system be modified by the attacker?
- > Authenticity
 - Who is the system communicating/interacting with?
- > Availability
 - Is the system always able to perform its function?

> Need to think about Threat (attacker) Models

Polyalphabetic Cipher

Plaintext letter:	а	b	С	d	е	f	g	h	i	j	k	1	m	n	0	р	q	r	s	t	u	v	W	х	У	z
$C_1(k = 5)$:	f	g	h	i	j	k	1	m	n	0	р	q	r	s	t	u	v	W	х	У	z	а	b	С	d	е
C ₂ (<i>k</i> = 19):	t	u	v	W	х	У	z	а	b	С	d	е	f	g	h	i	j	k	1	m	n	0	р	q	r	s

- > n substitution ciphers, $C_1, C_2, ..., C_n$
- > cycling pattern:
- e.g., n=4 [C₁-C₄], k=key length=5: C₁,C₃,C₄,C₃,C₂; C₁,C₃,C₄,C₃,C₂; ...
- for each new plaintext symbol, use subsequent substitution pattern in cyclic pattern
 - dog: d from C₁, o from C₃, g from C₄

Encryption key: n substitution ciphers, and cyclic pattern

key need not be just n-bit pattern

UNIVERSITYATALBANY

State University of New York

64-bit ciphertext

Each round of DES

- \succ K_i is 48 bits, R input is 32 bits.
- > R is first expanded to 48 bits
 - a table defines a permutation plus an expansion that involves duplication of 16 of the R bits
- > Resulting 48 bits are XORed with Ki
- This 48-bit result passes through a substitution function (S box) that produces a 32-bit output

 $L_i = R_{i^{-1}}$

$$R_i = \mathsf{L}_{i^{-1}} \times \mathsf{F}(R_{i^{-1}}, K_i)$$

RSA: Creating public/private key pair

1. choose two large prime numbers *p*, *q*. (e.g., 1024 bits each)

2. compute *n* = *pq*, *z* = (*p*-1)(*q*-1)

3. choose *e* (with *e<n*) that has no common factors with z (*e*, *z* are "relatively prime").

4. choose *d* such that *ed-1* is exactly divisible by *z*. (in other words: *ed* mod z = 1).

5. *public* key is (*n,e*). *private* key is (*n,d*). K_{B}^{+} K_{B}^{-}

RSA: encryption, decryption

0. given (*n*,*e*) and (*n*,*d*) as computed above

1. to encrypt message *m* (<*n*), compute $c = m^e \mod n$

2. to decrypt received bit pattern, *c*, compute $m = c^{d} \mod n$

$$m = \underbrace{(m^e \mod n)}_{c} \quad d \mod n$$

RSA example:

Bob chooses *p=5, q=7*. Then *n=35, z=24*. *e=5* (so *e, z* relatively prime). *d=29* (so *ed-1* exactly divisible by z).

encrypting 8-bit messages.

