
Cyber-Physical Systems





IECE 553/453 – Fall 2019 Prof. Dola Saha



Why do we need Communication?

- Connect different systems together
 - $_{\odot}$ Two embedded systems
 - $_{\odot}\,$ A desktop and an embedded system
- Connect different chips together in the same embedded system
 - MCU to peripheral
 - $_{\odot}\,$ MCU to MCU



What determines how much we can transmit?

$$C = W \log_2\left(\frac{S+N}{N}\right)$$

- > Shannon's noisy channel coding theorem
 - Says you can achieve error-free communicate at any
- > Rate up to the *channel capacity*, and can't do any better
 - C: channel capacity, in bits / s
 - W: bandwidth amount of frequency "real estate", in Hz (cycles / s)
 - S: Signal power



Communication Methods

- > Different physical layers methods: wires, radio frequency (RF), optical (IR)
- Different encoding schemes: amplitude, frequency, and pulse-width modulation

Modulation Technique	Waveform
No modulation (Baseband)	
On-Off Keying (OOK)	
Amplitude Modulation	
Frequency Shift Keying (FSK)	
Binary Phase Shift Keying (BPSK)	
Direct Sequence Spread Spectrum (DSSS), etc	





Dimensions to consider

- bandwidth number of wires serial/parallel
- > speed bits/bytes/words per second
- timing methodology synchronous or asynchronous
- > number of destinations/sources
- > arbitration scheme daisy-chain, centralized, distributed
- protocols provide some guarantees as to correct communication




Parallel and Serial Bus










State University of New York

Serial

Serial Comm with buffer

Processor





Parallel and Serial Communication

Serial

- Single wire or channel to transmit information one bit at a time
- Requires synchronization between sender and receiver
- Sometimes includes extra wires for clock and/or handshaking
- Good for inexpensive connections (e.g.,terminals)
- Good for long-distance connections (e.g.,LANs)

Parallel

- Multiple wires to transmit information one byte or word at a time
- Good for high-bandwidth requirements (CPU to disk)
- Crosstalk creates interference between multiple wires
- Length of link increases crosstalk
- More expensive wiring/connectors/current requirements



Parallel vs. Serial Digital Interfaces

- Parallel (one wire per bit)
 - ATA: Advanced Technology Attachment
 - PCI: Peripheral Component Interface
 - SCSI: Small Computer System Interface
 - Serial (one wire per direction)
 - RS-232
 - SPI: Serial Peripheral Interface bus
 - I2C: Inter-Integrated Circuit
 - USB: Universal Serial Bus
 - SATA: Serial ATA
 - Ethernet, IrDA, Firewire, Bluetooth, DVI, HDMI
- Mixed (one or more "lanes")
 - PCIe: PCI Express






Parallel vs Serial Digital Interfaces

- Parallel connectors have been replaced by Serial
 - Significant crosstalk/inter-wire interference for parallel connectors
 - Maintaining synchrony across the multiple wires
 - Serial connection speeds can be increased by increasing transmission freq, but parallel crosstalk gets worse at increased freq



Serial Peripheral Interface (SPI)

- Synchronous full-duplex communication
- > Can have multiple slave devices
- > No flow control or acknowledgment
- > Slave cannot communicate with slave directly.



SPI_single_slave.svg/350px-SPI_single_slave.svg.png

SCLK: serial clock


MOSI: master out slave in MISO: master in slave out

SS: slave select (active low)



12

SPI – Point-to-point and Daisy Chain




SCLK: serial clock SS: slave select (active low)

MOSI: master out slave in MISO: master in slave out

Pictures: https://learn.sparkfun.com/tutorials/serial-peripheral-interface-spi/




Data Exchange



- > Master has to provide clock to slave
- Synchronous exchange: for each clock pulse, a bit is shifted out and another bit is shifted in at the same time. This process stops when all bits are swapped.
- Only master can start the data transfer










Clock Phase and Polarity


- CPHA (Clock PHase)
 - determines when data goes on bus relative to clock
 - = 0 data Tx edge active to idle
 - = 1 data Tx edge idle to active
- CPOL (Clock POLarity)
 - =0 clock idles low between transfers
 - =1 clock idles high between transfers



> Combination of CPOL and CPHA determines the clock edge for transmitting and receiving.



Clock Phase and Polarity



SPI: Pros and Cons

> Pros

- Simplest way to connect 1 peripheral to a micro
- Fast (10s of Mbits/s, not on MSP) because all lines actively driven, unlike I2C
- Clock does not need to be precise
- Nice for connecting 1 slave


> Cons

- No built-in acknowledgement of data
- Not very good for multiple slaves
- Requires 4 wires
- 3 wire variants exist...some get rid of full duplex and share a data line, some get rid of slave select




Analog to Digital Converter

- DGND : digital ground pin for the chip
- > CS : chip select.
- > DIN : data in from the MC itself.
- > DOUT: data out pin.
- CLK: clock pin.
- > AGND: analog ground and obviously connects to ground.
- VREF: analog reference voltage. You can change this if you want to change the scale. You probably want to keep it the same so keep this as 3.3v.
- > VDD: positive power pin for the chip.






MCP 3008





ADXL2345






Figure 34. 3-Wire SPI Connection Diagram






Figure 35. 4-Wire SPI Connection Diagram

Communication






Analog to Digital Converter




State University of New York

Connect a Sensor



Channel Select



The device will begin to sample the analog input on the fourth rising edge of the clock after the start bit has been received. The sample period will end on the falling edge of the fifth clock following the start bit. **UNIVERSITY ATALBANY**

Enable SPI in Raspberry PI

- sudo raspi-config
- ➣ 5 Interfacing Options
- ≻ P4 SPI
- > Would you like the SPI interface to be enabled?
 - Select Yes
- > The SPI interface is enabled
 - Select OK



Has SPI been really enabled?

sudo ls /dev/spi*

> /dev/spidev0.0 /dev/spidev0.1



SPI Bus on Linux

Ismod | grep spi

It formats the contents of the file /**proc/modules**, which contains information about the status of all currently-loaded LKMs.

> modprobe spidev

modprobe intelligently adds or removes a module from the Linux kernel

> modprobe spi_bcm2835



display messages from the linux kernel ring buffer



SPI Using User->Kernel Modules

≻ ioctl

/usr/include/asm-generic/ioctl.h

≻ spidev

- /usr/include/linux/spi/spidev.h
- https://github.com/raspberrypi/tools/blob/master/arm-bcm2708/gcc-linaro-arm-linux-gnueabihf-raspbian/arm-linux-gnueabihf/libc/usr/include/linux/spi/spidev.h

> Kernel Module

https://github.com/raspberrypi/linux/blob/rpi-3.12.y/drivers/spi/spibcm2835.c UNIVERSITY AT ALBANY State University of New York

ioctl() – Input/Output Control

- int ioctl(int fd, unsigned long request, ...);
- The ioctl() system call manipulates the underlying device parameters of special files.
- Input Arguments
 - fd File Descriptor
 - request Device dependent request code
 - Third Argument Integer value of a pointer to data for transfer
- > Return
 - 0 on success.
 - -1 on error.



spi_ioc_transfer structure

<pre>struct spi_ioc_transfer {</pre>	
u64	tx_buf;
u64	<pre>rx_buf;</pre>
u32	len;
u32	<pre>speed_hz;</pre>
u16	delay_usecs;
u8	<pre>bits_per_word;</pre>
u8	cs_change;
u8	tx_nbits;
u8	<pre>rx_nbits;</pre>
u16	pad;

/* If the contents of 'struct spi_ioc_transfer' ever change * incompatibly, then the ioctl number (currently 0) must change; * ioctls with constant size fields get a bit more in the way of * error checking than ones (like this) where that field varies. * * NOTE: struct layout is the same in 64bit and 32bit userspace. */



https://www.kernel.org/doc/Documentation/spi/spidev

- /dev/spidevB.C (B=bus, C=slave number).
 - On RPi it is /dev/spidev0.0
- > To open the device:
 - fd=open("/dev/spidev0.0",O_RDWR);



SPI Dev Interface

- > To set the mode:
 - int mode=SPI_MODE_0;
 - result = ioctl(spi_fd, SPI_IOC_WR_MODE, &mode);
- > To set the bit order:
 - int lsb_mode =0;
 - result = ioctl(spi_fd, SPI_IOC_WR_LSB_FIRST, &lsb_mode);



SPI Dev Interface

➤ To transfer:

- ret = ioctl(fd, SPI_IOC_MESSAGE(1), &tr);
- ➤ To close:
 - close(fd);



MCP 3008 Data Transfer




FIGURE 6-1: SPI Communication with the MCP3004/3008 using 8-bit segments

(Mode 0,0: SCLK idles low). II V DINUIT I

State University of New York


Inter-Integrated Circuit (I2C)

- > Designed for low-cost, medium data rate applications by Philips in the early 1980's
 - Original purpose: connect a CPU to peripheral chips in a TV-set
 - Today: a de-facto standard for 2-wire communications
 - Since October 10, 2006, no licensing fees are required to implement the I²C protocol. However, fees are still required to obtain I²C slave addresses allocated by NXP (acquired Philips).
- > Characteristics
 - Serial, byte-oriented
 - Multi-master, multi-slave
 - Two bidirectional open-drain lines, plus ground
 - Serial Data Line (SDA)
 - Serial Clock Line (SCL)
 - $_{\odot}$ $\,$ SDA and SCL need to pull up with resistors




Inter-Integrated Circuit (I2C)

- A master device, such as the RPi, controls the bus, and many addressable slave devices can be attached to the same two wires.
- Up to 100 kbit/s in the standard mode, up to 400 kbit/s in the fast mode, and up to 3.4 Mbit/s in the high-speed mode.
- SDA and SCL have to be open-drain
 - Connected to positive if the output is 1
 - In high impedance state if the output is Ø



Each Device has an unique address (7, 10 or 16 bits). Address 0 used for broadcast NUNIVERSITYATALBANY State University of New York https://learn.adafruit.com/i2c-addresses/the-list

Timing Diagram



- > A **START** condition is a high-to-low transition on SDA when SCL is high.
- > A **STOP** condition is a low to high transition on SDA when SCL is high.
- > The address and the data bytes are sent most significant bit first.
- Master generates the clock signal and sends it to the slave during data transfer




Example: Write 1 byte to device register


- > Master sends a *start bit* (i.e., it pulls SDA low, while SCL is high).
- > While the clock toggles, the 7-bit slave address is transmitted one bit at a time.
- > A read bit (1) or write bit (0) is sent, depending on whether the master wants to read or write to/from a slave register.
- ➢ The slave responds with an *acknowledge bit* (ACK = 0).
- In write mode, the master sends a byte of data one bit at a time, after which the slave sends back an ACK bit. To write to a register, the register address is sent, followed by the data value to be written.
- Finally, to conclude communication, the master sends a *stop bit* (i.e., it allows SDA to float high, while SCL is high).




I2C Addressing



Repeated Start Condition



Example Use




pi@erpi ~ \$ i2cget -y 1 0x53 0x2D

۵.									DWF 1 - Log sing	byte re	ead)) – – 💌				×	
💠 Add 🔹 💥 Remove 🖷 🚰 🔹 🚽 Position: 249 us 🛛 Name:							x 249 us Name:		_								*
Name DIO Trigger ^						Value:			R/W = 0 (write)					/R	/W = 1 (read)		
6	a 12C 0	0	1	×	16		h53 WR	10	0h2D	4	CKStog h5	3 RD		ACH	+08		Stop
	SDA		7	ll				¥		J T			· · · ·				
	SCL		- 15	X				ப	mmm	JUL			uuuu	٦Ľ	uuuuu		L
Ľ	_			Ma	ster:	start	slave address + write		register address		stop start	slave a	ddress + read			nack	stop
-			-	Sl	ave:			ack		ack				ack	data		



Multiple Masters


- "Wired-AND" bus: A sender can pull the lines to low, even if other senders are trying to drive the lines to high
- > In single master systems, arbitration is not needed.
- > Arbitration for multiple masters:
 - During data transfer, the master constantly checks whether the SDA voltage level matches what it has sent.
 - When two masters generate a START setting concurrently, the first master which detects SDA low while it
 has actually intended to set SDA high will lose the arbitration and let the other master complete the data
 transfer.





Clock Synchronization

- Clock synchronization is needed when there are multiple masters.
- Wired-AND connection for clock synchronization
 - Each master has a counter. Counter resets if SCL goes LOW. When the counter counts down to zero, the master releases SCL and thus SCL goes high.
 - SCL remains LOW if any master pulls it LOW.
 - When all masters concerned have counted off their LOW period, the clock line is released and goes HIGH.
 - After going high, all masters start counting their HIGH periods. The first master to complete its HIGH period pulls the SCL line LOW again.



Source: I2C Specifications



Working Modes

- Master-sender
 - Master issues START and ADDRESS, and then transmits data to the addressed slave device
- > Master-receiver
 - Master issues START and ADDRESS, and receives data from the addressed slave device
- > Slave-sender
 - Master issues START and the ADDRESS of the slave, and then the slave sends data to the master

Slave-receiver

• Master issues START and the ADDRESS of the slave, and then the slave receives data from the master.



Is it better than SPI?

- > SPI requires 4 lines
- > SPI allows only one Master
- SPI allows high data rate (clock rate up to 10MHz in some devices) full duplex connections
- > In SPI, the slave devices are not addressable (CS line used)
- > More Information:
 - https://www.i2c-bus.org/specification/



Enable I2C in Raspberry Pi

- Similar to enabling SPI
- > Use sudo raspi-config



I2C Timing

SINGLE-BYTE WRITE								
MASTER START SLAVE ADDRESS + WRITE		REGISTER ADDRESS		DATA		STOP		
SLAVE	АСК		ACK		ACK			

MULTIPLE-BYTE WRITE											
MASTER	START	SLAVE ADDRESS + WRITE		REGISTER ADDRESS		DATA		DATA		STOP	
SLAVE	SLAVE				ACK		ACK		ACK		

SINGLE-B	YTE READ										
MASTER	START	SLAVE ADDRESS + WRITE		REGISTER ADDRESS		START ¹ SLAVE ADDRESS + READ				NACK STOP	
SLAVE					ACK		АСК		DATA		

MULTIPLE	MULTIPLE-BYTE READ											
MASTER	START	SLAVE ADDRESS + WRITE		REGISTER ADDRESS		START ¹	SLAVE ADDRESS + READ			ACK		NACK STOP
SLAVE			АСК		ACK			АСК	DATA		DATA	




Detect I2C Devices

Indicates one device with address 0x18 [dsaha@sahaPi:~ \$ sudo i2cdetect -y -r 1 0 1 2 3 4 5 6 7 8 9 a b c d е __ __ __ __ _ 00: 10: -- -- 18 --20: 30: __ __ __ __ __ __ __ __ __ __ __ __ 40: __ __ __ __ __ __ __ __ 50: __ __ __ __ __ __ __ __ 60: 70:



Universal Asynchronous Receiver and Transmitter (UART)


- Universal
 - Programmable format, speed, etc.
- > Asynchronous



- Sender provides no clock signal to receivers
- Half Duplex
- > Any node can initiate communication
- > Two lanes are independent of each other



Data Frame



Sender and receiver uses the same transmission speed (10% clock shift/difference is tolerated)

> Data frame

- One start bit
- Data (LSB first or MSB, and size of 7, 8, 9 bits)
- Optional parity bit
- One or two stop bit



Baud Rate


- Historically used in telecommunication to represent the number of pulses physically transferred per second
- In digital communication, baud rate is the number of bits physically transferred per second
- > Example:
 - Baud rate is 9600
 - each frame: a start bit, 8 data bits, a stop bit, and no parity bit.
 - Transmission rate of actual data
 - 9600/8 = 1200 bytes/second
 - o 9600/(1 + 8 + 1) = 960 bytes/second
- The start and stop bits are the protocol overhead UNIVERSITY AT ALBANY State University of New York

- > Even Parity: total number of "1" bits in data and parity is even
- > Odd Parity: total number of "1" bits in data and parity is odd
- > Example: Data = 10101011 (five "1" bits)
- The parity bit should be 0 for odd parity and 1 for even parity
- > This can detect single-bit data corruption




Transmitting 0x32 and 0x3C

State University of New York




USB Layers





USB Connection




- > Four shielded wires: two for power (+5V, ground), two for data (D+, D-)
- > D+ and D- are twisted to cancel external electromagnetic interference





USB Physical Layer

- > Transmitter Block Diagram
- Separate CRCs for control and data fields of each packet




56

https://www.usb3.com/whitepapers/USB%203%200%20(11132008)-final.pdf



USB PHY


Receiver Block Diagram





8b/10b Encoding

- ensure sufficient data transitions for clock recovery
- > A DC-balanced serial data stream
 - it has almost same number of 0s and 1s for a given length of data stream.
 - DC-balance is important for certain media as it avoids a charge being built up in the media.




3b Binary (HGF)	4b Binary (fghi)
000	0100 or 1011
001	1001
010	0101
011	0011 or 1100
100	0010 or 1101
101	1010
110	0110
111	0001 or 1110 or 1000 or 0111




Simple Differential Signaling

- Information is transmitted using two complementary signals
- Improves reducing noise



State University of New York



Images from wiki 59


Controller Area Network (CAN) Bus

- Serial communication
- Multi-Master Protocol
- > Compact
 - Twisted Pair Bus line
- > 1 Megabit per second






Before CAN



After CAN



Layered Approach (CAN)

